In the paper, two-stage signal pre-processing algorithm based on the ltration is presented. The developed algorithm is dedicated for the diagnostic programmable device PUD-2. The PUD-2 is the real-time analyzer based on programmable logic devices FPGA, as well as on ARM processor. Application of FPGA programmable devices and ARM processors allows to merge advantages of hardware and software implementations. Further, analysis of digital lters parameters in case of its ecient realization on the FPGA is presented. The aim of the study is to select digital-lter parameters in such way that the available resources of FPGA are used eciently and lter characteristics meet established criteria. In the study, low pass nite impulse response and innite impulse response lters are compared. For the rst stage of the signal pre-processing algorithm, hardware implementation of the innite impulse response lter is proposed, contrary to the second stage, where software realization of the nite impulse response lter is suggested. Combination of hardware and software ltration algorithms allows for fast and ecient realization of signal pre-processing algorithm used in analysis carried out on the PUD-2.
Introduction
In the paper, analysis of digital lters parameters in case of its ecient realization on the diagnostic programmable device PUD-2 is presented. The PUD-2 is a real-time analyzer, and its architecture allows for hardware realization of signal pre-processing algorithms. Processing unit of the device consists of eld programmable gate array (FPGA ) Spartan-3 and advanced RISC machine processors (ARM) Cortex-A8. Such architecture allows to merge advantages of a hardware (FPGA) and a software (ARM) implementation. The PUD-2 is divided into two modules: a digital module and independent analog-to-digital converters.
In the acquisition process on the PUD-2, samples are provided by analog-to-digital converters [1] directly to the FPGA. Signal pre-processing is carried out on the FPGA. Such implementation requires xed-point representation of the data. Beside of the benets such as parallelism of computations, reliability, and performance of such implementation, the hardware realization has certain disadvantages, including timing parameters and xed-point notation [2, 3] . The xed-point notation of lter coecients can aect its frequency response [4] . The larger word length value, the less the xed-point representation distorts the lter parameters. However, a larger word length value also requires more hardware resources, so it is important to specify a word length that provides an acceptable tradeo between distortion and hardware resource consumption. This problem was raised by the authors in [58] . The ltration on the PUD-2 is realized * corresponding author; e-mail: dabrowsk@agh.edu.pl by a specialized module implemented on the FPGA device and the ARM processor. In the study, two types of digital lters are discussed, an innite impulse response (IIR) and a nite impulse response (FIR).
A digital lter can be depicted as an algorithm implemented on a digital circuit. If a signal occurs at its input, a signal will arise at the output which contains of certain range of frequencies, in the frequency range called passband of the lter, while other frequencies will be dumped (stop-band). Every digital lter can be depicted by responses to an impulse, a step, and frequency. During design of lters, the specied frequency requirements are assumed. For this purpose, the frequency response of the lter is designed [9] . The equations describing frequency response of digital lter can be written in the form
where Y (Ω ) is a frequency response function of lter H(exp( i Ω )), Ω is a ripple, f t is a cut-o frequency, and f s is a sampling frequency. In the study a low pass lter has been analyzed. Its frequency response functions can be described by
where δ pass is a ripple in pass band and δ stop is the ripple in a stop band.
The FIR lters are realized on the basis of convolution theorem. They are ecient in a frequency domain, but in a time domain work signicantly worse. The most important feature of the FIR lters is their stability and linear phase. The non-recursive ltration is expressed by (1020)
where y is the output signal, x is the input signal, h is the lter impulse response, b m is the lter coecient, N is the length of lter impulse response, and n is the length of ltered signal. The IIR lters are realized on the basis of recursive formula, i.e. each sample of the output signal depends on the input signal and results of previous integration. The recursive formula can be written as
where a and b are IIR lter coecients. The main advantage of these lters is performance but they are characterized by less accurate ltration and instability for high orders (above 20) compared to FIRs. For this reason, selection of lter type should be based on assumed criteria for ltered signal. The IIRs are characterized by non-linear phase response. This kind of lters can be unstable because of a feedback line in their structure [9] .
The hardware realization of the lters on the PUD-2 device is provided by specialized module implemented on the FPGA. This module allows to realize lters with maximum order up to 29. Module act as interface between an analog-to-digital converters and a bus. It allows to register signals with sampling frequency up to 1 MHz. In the paper, two stage signal pre-processing algorithm based on ltration is proposed.
2. Digital lters analysis in case of hardware and software implementation
Criteria for the analyzed lters
The aim of the study presented in this chapter is to select digital-lter parameters in such way that the available resources of a FPGA are used eciently and lters characteristics meet established criteria for a xedpoint implementation. Firstly, some denitions have to be given. A word length indicates the number of bits used to represent a xed-point number, while an integer word length species the number of bits, including the sign bit used in representation of an integer part of a xed-point number. The dierence in bits between a word length and an integer word length determines digits of precision. The value of a signed xed-point number is dened by
where b k is a binary digit, n is the integer word length, and m is the word length. The highest representable number can be expressed by 2 n (2 −1 −2 −m ) and the lowest representable number is 2 n−1 . In the study, the nearest rounding mode and saturation overow mode has been used. As presented in the paper [8] , for lters coecients the integer word length cannot be modied because it results in large distortion of its characteristics.
In the study, a low pass FIR and an IIR lters have been compared. The eect of a coecients word length on the lter characteristics are presented. For the implementation of the digital lters on the Field Programmable Gate Array, accuracy of the lters is limited by the nite word length. When a lter is constructed with digital hardware, the minimum word length for the specied performance must be determined. An ideal lter requires innite word length for real representation of the lter coecients [10, 11] . In this study, an integer word length is written with a number of digits not changing it accuracy e.g. the one of the coecients of the Chebyshev II lter is 3.168665429473, the integer word length is 3 so 2 bits for this number have to be used and the number after radix point is 168665429473 with assumed accuracy of 10 digits of precision one obtains a number with lower accuracy which is 1680. In the study, the eect of digits of precision of the coecients on the lters characteristics are presented. To implement a digital lter, rstly criteria for its magnitude response have to be established. In Fig. 1 , the frequency response of a low-pass lter with assumed`tunnel' is presented. Fig. 1 . The frequency response of a low-pass lter.
The criteria for analyzed lters are as follows: P max maximum ripple in the passband and in the transient band should be lower than 0.5 dB, P min minimum ripple in the passband should be higher than 0.5 dB, Z max maximum ripple in the stopband should be lower than 37 dB.
Analysis of the lters parameters
The analysis have been conducted for particular lters, the Inverse Chebysev lter (of order 8) and the FIR lter designed by the window method (of order 100). These two types have been chosen on the basis of the previous study [8] . The analysis have been conducted for dierent normalized cut-o frequencies. In Tables I and II, results of investigated parameters of lters characteristics are presented.
The following parameters of the frequency response of the lters were investigated; the maximum ripple in the pass band and in the transient band (P max ), the minimum ripple in the pass band (P min ), and the maximum ripple in the stop band (Z max ). The parameters were presented according to digits of precision for coecients. The minimum investigated number of digits of precision Tables I and II values marked with italics represent lters which do not meet the criteria presented in Fig. 1 . In Fig. 2 , the IIR lter parameters versus the number of digits of precision are presented. Fig. 2 presents parameters for the Inverse Chebyshev lter (of order 8) with normalized cut-o frequency 0.2. For this lter, the investigated parameters were changing signicantly up to 8 bits, the maximum ripple in the stop band stabilize on (40 dB) for 12 bits. In Fig. 3 , the FIR lter parameters versus the number of digits of precision are presented. For the IIR lter, the same as for the FIR the parameters P min and P max reach expected value (0 dB) for 8 bits. The parameter Z max was decreasing rapidly from 4 bits to 14 bits. On the basis of presented results it can be stated that the digital lter characteristics for xedpoint notation strongly depend on number of digits of precision.
Implementation of the digital lters
Purpose of this study is to implement digital lters on the Diagnostic Programmable Device. The PUD-2 device is based on programmable logic device FPGA and ARM processor. Device allows for software and hardware realization of a signal pre-processing algorithm. In case of hardware realization of the lters, computation is very fast but their characteristics strongly depend on word length for xed-point notation. In case of software realization, ltration is more accurate but computation time is longer.
On the basis of results presented in previous section, only one analyzed IIR lter meets assumed criteria in all range of cut-o frequencies. It requires 16 digits of precision for its coecient, while there are three FIR lters In the case presented in Fig. 4 for xed-point notation (dotted line) the word length (4 digits of precision) was insucient to model original frequency response of the lters (solid line). Other case was presented in Fig. 5 where lter characteristics for 16 digits of precision are presented. In this case both plots overlap.
In the example shown in Fig. 5 , the phenomenon connected with xed-point notation of lters' coecients is presented. Two kinds of lters were studied, FIR and IIR. For both lters the eect of the cut-o frequency on required number of digits of precision can be noticed.
The hardware implementation of the lter on the PUD-2 device is realized by a specialized module implemented on the FPGA device. This module allows to realize lters with order of up to a maximum of 29. The sampling frequency of the analog-to-digital converters of the PUD-2 device is 1 MHz. For signal ltration to low frequency range, two-stage signal ltration algorithm is proposed. For the rst stage, hardware implementation of the Chebyshev lter (type II, order 8) with 16 digits of precision for the coecients is proposed. For the second stage, software FIR lter realized by the ARM processor is suggested. Software implementation of this lter allows the user to set up an arbitrary cut-o frequency. The combination of the hardware and the software ltration algorithms enables fast and ecient realization of the signal pre-processing algorithm on the PUD-2 device.
Summary
In the paper, analysis of digital lters in case of implementation on the programmable device PUD-2 is presented. In the study, the low pass FIR and IIR lters have been compared. The most important advantage of the FIRs are stability and linear phase; on the other hand, IIRs are more ecient. Benets of implementation of the lters on the Field Programmable Gate Array are parallelism of computations, reliability, and performance, but such implementation requires species timing parameters and xed-point notation. The xed-point notation of lter coecients aects its parameters. It is important to specify a word length that provides an acceptable tradeo between distortion and hardware resource consumption. In the study, one IIR lter (16 digits of precision) and three FIR lters (12, 14, 16 digits of precision) fulll assumed criteria in the whole analyzed cut-o frequencies range. The two-stage signal pre-processing algorithm for the PUD-2 device was proposed. For the rst stage, hardware implementation of the Chebyshev lter (type II, order 8), and for the second stage software realization FIR lter are proposed. Combination of hardware-and software-based ltration algorithms enable fast and ecient realization of signal pre-processing algorithm used in analysis carried out on the PUD-2.
